AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions and listings of claims in the application:

LISTING OF CLAIMS:

- 1. (original) A self-supported III-V nitride semiconductor substrate having a substantially uniform carrier concentration distribution at least on its outermost surface.
- 2. (original) A self-supported III-V nitride semiconductor substrate having a substantially uniform carrier concentration distribution in a surface layer existing from the top surface to a depth of at least $10 \mu m$.
- 3. (original) A self-supported III-V nitride semiconductor substrate comprising a first layer having a plurality of regions different in a carrier concentration from their surroundings in a direction substantially perpendicular to a substrate surface, and a second layer existing from the top surface to a depth of at least 10 µm, said second layer being substantially free from said regions with different carrier concentrations, thereby having a substantially uniform carrier concentration distribution
- 4. (original) A self-supported III-V nitride semiconductor substrate, wherein there re not high-brightness regions and low-brightness regions with clear boundaries in a fluorescence photomicrograph of its surface layer existing from the top surface to a depth of at least $10 \, \mu m$.
- 5. (original) A self-supported III-V nitride semiconductor substrate comprising a first layer having high-brightness regions and low-brightness regions with clear boundaries and a second layer composed of a high-brightness region mom the top surface to a depth of at least 10 μm in a fluorescence photomicrograph in its arbitrary cross section, said low-brightness regions and said high-brightness regions being different in a carrier concentration.

PRELIMINARY AMENDMENT
U.S. Application Number: To be assigned

- 6. (original) A self-supported III-V nitride semiconductor substrate comprising substantially no regions different in a carrier concentration from their surroundings in a surface layer existing from the top surface to a depth of at least $10 \mu m$.
- 7. (currently amended) The III-V nitride semiconductor substrate according to any one of claims claim 1, wherein said substrate has a carrier concentration of 1 x 10^{17} cm⁻³ or more, and wherein variations in the carrier concentration are within \pm 5% in said outermost surface.
- 8. (currently amended) The III-V nitride semiconductor substrate according to-any one of claims 2 or 4 or 6 claim 2, wherein said substrate has a carrier concentration of 1 x 10^{17} cm⁻³ or more, and wherein variations in the carrier concentration are within \pm 25% in said surface layer.
- 9. (currently amended) The III-V nitride semiconductor substrate according to any one of claims 3 or 5 claim 3, wherein said substrate has a carrier concentration of 1 x 10^{17} cm⁻³ or more, and wherein variations in the carrier concentration are within \pm 25% in said second layer.
- 10. (currently amended) The III-V nitride semiconductor substrate according to any one of claims claim 1, wherein said substrate has a carrier concentration of less than 1×10^{17} cm³, and wherein variations in the carrier concentration are within \pm 100% in said outermost surface.
- 11. (currently amended) The III-V nitride semiconductor substrate according to any one of claims 2 or 4 or 6 claim 2, wherein said substrate has a carrier concentration of less than 1 x 10^{17} cm⁻³, and wherein variations in the carrier concentration are within \pm 100% in said surface layer.

U.S. Application Number: To be assigned

- 12. (currently amended) The III-V nitride semiconductor substrate according to any one of claims 3 or 5 claim 3, wherein said substrate has a carrier concentration of less than 1 x 10^{17} cm⁻³, and wherein variations in the carrier concentration are within \pm 100% in said second layer.
- 13. (currently amended) The III-V nitride semiconductor substrate according to any one of claims 1 to 6 claim 1, wherein variations in the carrier concentration are not larger on its top surface than on its bottom surface.
- 14. (currently amended) The III-V nitride semiconductor substrate according to claim 3-or 5, wherein said regions with different carrier concentrations are in a planar cape with a wedge-like cross section.
- 15. (currently amended) The III-V nitride semiconductor substrate according to claim 3-or 5, wherein said regions with different carrier concentrations are substantially in a shape of a cone, a hexagonal pyramid or a dodecahedral pyramid.
- 16. (original) The III-V nitride semiconductor substrate according to claim 14, herein said regions with different carrier concentrations have the maximum width of 1 mm or less.
- 17. (currently amended) The III-V nitride semiconductor substrate according to any one of claims 1 to 6 claim 1, wherein its top surface is polished.
- 18. (currently amended) The III-V nitride semiconductor substrate according to any one of claims 1 to 6 claim 1, wherein its bottom surface is polished.
- 19. (currently amended) The III-V nitride semiconductor substrate according to any one of claims 1 to 6 claim 1, wherein it has a thickness of 200 µm to 1 mm.

U.S. Application Number: To be assigned

- 20. (currently amended) The III-V nitride semiconductor substrate according to any one of claims 1 to 6 claim 1, wherein the top surface of said substrate is a (0001) group-III surface.
- 21. (currently amended) The III-V nitride semiconductor substrate according to any one of claims 1 to 6 claim 1, wherein it has a dislocation density lower on a top surface an on a bottom surface.
- 22. (currently amended) The III-V nitride semiconductor substrate according to any one of claims 1 to 6 claim 1, wherein it comprises a layer of GaN or A1GaN.
- 23. (currently amended) The III-V nitride semiconductor substrate according to any one of claims 1 to 6 claim 1, wherein said III-V nitride semiconductor crystal is doped with an impurity.
- 24. (currently amended) The III-V nitride semiconductor substrate according to any one of claims 1 to 6 claim 1, wherein at least part of said III-V nitride semiconductor crystal is grown by an HVPE method.
- 25. (original) A method for producing a III-V nitride semiconductor substrate comprising growing a III-V nitride semiconductor crystal while forming a plurality of projections on a crystal growth interface at the initial or intermediate stage of crystal growth; conducting said crystal growth until, recesses between said projections are buried, so that said crystal growth interface becomes flat; and continuing said crystal growth to a thickness of $10~\mu m$ or more while keeping said crystal growth interface flat.
- 26. (original) A method for producing a III-V nitride semiconductor substrate comprising (a) forming a first layer having a nonuniform carrier concentration distribution, by growing a III-V nitride semiconductor crystal while forming a plurality of projections on a

U.S. Application Number: To be assigned

Q80822

crystal growth interface at the initial or intermediate stage of crystal growth, and by further conducting said crystal growth until recesses between said projections are buried, so that said crystal growth interface becomes flat; and (b) forming a second layer having a substantially uniform carrier concentration distribution to a thickness of 10 µm or more by continuing said crystal growth while keeping said crystal growth interface flat.

- 27. (original) A method for producing a III-V nitride semiconductor substrate comprising (a) forming a first layer having a nonuniform carrier concentration distribution, by growing a III-V nitride semiconductor crystal while forming a plurality of projections on a crystal growth interface at the initial or intermediate stage of crystal growth, and by further conducting said crystal growth until recesses between said projections are buried, so that said crystal growth interface becomes flat; (b) forming a second layer having a substantially uniform carrier concentration distribution by continuing said crystal growth while keeping said crystal growth interface it; and (c) polishing a top surface of said substrate after the completion of said crystal growth, such that a remaining second layer has a thickness of l μm or more.
- 28. (original) A method for producing a III-V nitride semiconductor substrate comprising the steps of forming a III-V nitride semiconductor layer on a top surface of a different substrate by epitaxial growth, and then separating said III-V nitride semiconductor layer from said different substrate, wherein crystal growth is conducted while forming a plurality of rejections on a crystal growth interface at the initial or intermediate stage of growing said III-V nitride semiconductor layer; wherein crystal growth is then conducted until recesses between said projections are buried, so that said crystal growth interface becomes flat; and wherein crystal growth is further continued to a thickness of 10 μm or more while keeping said crystal growth interface flat.
- 29. (original) A method for producing a III-V nitride semiconductor substrate comprising the steps of forming a III-V nitride semiconductor layer on a top surface of a different substrate by epitaxial growth, and separating said III-V nitride semiconductor layer

PRELIMINARY AMENDMENT
U.S. Application Number: To be assigned

from said different substrate, (a) wherein a first layer having a nonuniform carrier concentration distribution is formed by conducting crystal growth while forming a plurality of projections on a crystal growth interface at the initial or intermediate stage of growing said III-V nitride semiconductor layer, and by further conducting crystal growth until recesses between said projections are buried, so that said crystal growth interface becomes flat; and (b) wherein a second layer having a substantially uniform carrier concentration distribution is formed to a thickness of 10 µm or more by continuing said crystal growth while keeping said crystal growth interface flat.

- 30. (original) A method for producing a III-V nitride semiconductor substrate comprising the steps of forming a III-V nitride semiconductor layer on a top surface of a different substrate by epitaxial growth, and then separating said III-V nitride semiconductor layer from said different substrate, (a) wherein a first layer having a nonuniform carrier concentration distribution is formed, by conducting crystal growth while forming a plurality of projections on a crystal growth interface at the initial or intermediate stage of growing said III-V nitride semiconductor layer, and by further conducting said crystal growth until recesses between said projections are buried, so that said crystal growth interface becomes flat; (b) wherein a second layer having a substantially uniform carrier concentration distribution is formed by continuing said crystal growth while keeping said crystal growth interface flat; and (c) wherein a top surface of said substrate is polished after the completion of said crystal growth, such that a remaining second layer has a thickness of 10 µm or more.
- 31. (original) A method for producing a III-V nitride semiconductor substrate comprising (a) forming a first layer having a nonuniform carrier concentration distribution, by growing a III-V nitride semiconductor crystal while forming a plurality of projections on a crystal growth interface at the initial or intermediate stage of crystal growth, and by further growing said crystal until recesses between said projections are buried, so that said crystal growth interface becomes flat; (b) forming a second layer having a substantially uniform carrier concentration distribution by continuing said crystal growth while keeping said crystal growth

U.S. Application Number: To be assigned

Q80822

interface flat; and (c) moving at least part of said first layer grown while forming a plurality of projections on a crystal growth interface, after the completion of said crystal growth.

- 32. (original) A method for producing a III-V nitride semiconductor substrate comprising the steps of forming a III-V nitride semiconductor layer on a top surface of a different substrate by epitaxial growth, and then separating said III-V nitride semiconductor layer from said different substrate, (a) wherein a first layer having a nonuniform carrier concentration distribution is formed, by growing said III-V nitride semiconductor crystal layer while forming a plurality of projections on a crystal growth interface at the initial or intermediate stage of crystal growth, and by further conducting said crystal growth until recesses between said projections are buried, so that said crystal growth interface becomes flat; (b) wherein a second layer having a substantially uniform carrier concentration distribution is formed y continuing said crystal growth while keeping said crystal growth interface flat; and (c) wherein at least part of said first layer, which is grown while forming a plurality of projections on a crystal growth interface, is removed after the completion of said crystal growth.
- 33. (original) The method for producing a III-V nitride semiconductor substrate according to claim 32, wherein at least part of said first layer, which is grown while forming a plurality of projections on a crystal growth interface, is removed by polishing the bottom surface of said substrate, so that the thickness of said substrate does not become less than 200 μ m.
- 34. (original) The method for producing a III-V nitride semiconductor substrate according to claim 32, wherein at least part of said first layer, which is grown while forming a plurality of projections on a crystal growth interface, is removed by polishing the bottom surface of said substrate, so that the thickness of said substrate does not become less than 200 μ m.
- 35. (original) A method for producing a III-V nitride semiconductor substrate comprising (a) forming a first layer having a nonuniform carrier concentration distribution, by growing a III-V nitride semiconductor crystal while forming a plurality of projections on a

U.S. Application Number: To be assigned

Q80822

crystal growth interface at the initial or intermediate stage of crystal growth, and by further conducting said crystal growth until recesses between said projections are buried, so that said crystal growth interface becomes flat; (b) forming a second layer having a substantially uniform carrier concentration distribution by continuing said crystal growth while keeping said crystal growth interface at; and (c) cutting said second layer in a direction perpendicular to said crystal growth after the completion of said crystal growth, thereby obtaining a crystal substrate.

- 36. (original) A method for producing a III-V nitride semiconductor substrate comprising the steps of forming a III-V nitride semiconductor layer on a top surface of a different substrate by epitaxial growth, and then separating said III-V nitride semiconductor layer from said different substrate, (a) wherein a first layer having a nonuniform carrier concentration distribution formed, by growing said III-V nitride semiconductor layer while forming plurality of projections on a crystal growth interface at the initial or intermediate stage of crystal growth, and by further conducting crystal growth until recesses between said projections are buried, so that said crystal growth interface becomes flat; (b) wherein a second layer having a substantially uniform carrier concentration distribution is formed by continuing said crystal growth while keeping said crystal growth interface at; and (c) wherein said second layer is cut in a direction perpendicular to said crystal growth after the completion of said crystal growth, thereby obtaining a crystal substrate.
- 37. (currently amended) The method for producing a III-V nitride semiconductor substrate according to any one of claims 31 to 36 claim 31, wherein the top surface of said substrate is mirror-polished so that the thickness of said substrate does not become less than 200 μm.
- 38. (currently amended) The method for producing a III-V nitride semiconductor substrate according to any one of claims 31 to 36 claim 31, wherein all of said first layer is removed.

U.S. Application Number: To be assigned

- 39. (currently amended) The method for producing III-V nitride semiconductor substrate according to any one of claims 25 to 36 claim 25, wherein recesses in the roughness formed on said crystal growth interface at the initial or intermediate stage of said crystal growth are in a V-shaped or inversed-trapezoidal shape in a cross section in parallel to said crystal growth direction, which is surrounded by facet planes.
- 40. (currently amended) The method for producing a III-V nitride semiconductor substrate according to any one of claims 25 to 36 claim 25, wherein recesses between projections formed in said crystal growth interface at the initial or intermediate stage of said crystal growth are in a conical shape surrounded by facet planes.
- 41. (currently amended) The method for producing a III-V nitride semiconductor substrate according to any one of claims 25 to 36 claim 25, wherein at least part of said crystal growth is carried out by an HVPE method.
- 42. (currently amended) The method for producing a III-V nitride semiconductor substrate according to any one of claims 25 to 36 claim 25, wherein a hydrogen concentration in a growth atmosphere gas is made higher than in the previous steps to bury the roughness of said crystal growth interface during said crystal growth.
- 43. (currently amended) The method for producing a III-V nitride semiconductor substrate according to any one of claims 25 to 36 claim 25, wherein the partial pressure of a group-III source is made higher than in the previous steps to bury the roughness of said crystal growth interface during said crystal growth.
- 44. (currently amended) The method for producing a III-V nitride semiconductor substrate according to claim 35-or 36, wherein both top and bottom surfaces of a cutout substrate are polished.

U.S. Application Number: To be assigned

Q80822

45. (currently amended) A lot composed of a plurality of III-V nitride semiconductor substrates, wherein all of said substrates are the III-V nitride semiconductor substrates recited in any one of claims 1 to 6 claim 1.